HIGH PERFORMANCE NUMERICAL LINEAR ALGEBRA

Chao Yang
Computational Research Division
Lawrence Berkeley National Laboratory
Berkeley, CA, USA
Why do we care?

- Numerical linear algebra is the building block of many scientific computing codes and software tools
  - Computational mechanics (structure analysis, fluids)
  - Computational materials science and chemistry
  - Optimization
  - Data analysis
  - Etc.

- Modern computer architecture and high performance computers pose new challenges to numerical linear algebra algorithm

- Lessons learned from designing high performance numerical linear algebra algorithms can be leverage to develop efficient algorithms for other types of computation
Goals

• Brief introduction to problems and issues in high performance numerical linear algebra
• Current capability of numerical linear algebra and how these capabilities are achieved through algorithmic improvement and efficient implementation
• How algorithms are tied to machine architecture, programming tools and libraries
• Concepts and ideas, not so much details
• Good scientific computing practices
Topics not covered

- Specific architectures (e.g. GPUs, Xeon Phi)
- Implementation details
- Problems with special structures (e.g. Toeplitz matrices, Hamiltonian matrices, polynomial eigenvalue problems, tensors)
- Many more software packages and toolboxes
- Latest performance comparisons
OUTLINE

1. Modern computer architecture and high performance computing
2. BLAS and solving dense linear systems of equations
3. Solving dense linear least squares and eigenvalue problems
4. Solving sparse linear systems of equations
5. Solving sparse eigenvalue problems
OUTLINE for TODAY

• Modern computer architecture and high performance computing
  • Instruction level parallelism
  • Vectorization
  • Memory hierarchy
  • Concurrency at thread level and shared memory parallelism
  • Inter-processor concurrency and message passing
  • Bandwidth, latency
  • Load balance
  • Scalability (Amdah’s Law, Gustfason models)
• General good programming practices for scientific computing
• Performance model, profiling and optimization
References

• Dongarra, Duff, Sorensen and Van der Vorst, Numerical Linear Algebra for High Performance Computers, SIAM 1998
• J. Demmel, Applied Numerical Linear Algebra, SIAM
• J. Hennessy and D. Patterson, Computer Architecture: A quantitative approach
• UC Berkeley CS267 web page and course materials
• NERSC web page http://www.nersc.gov
• Other latest research
Modern Computer Architecture

• Single processor

CPU
memory
Disk storage

• Parallel processors

Many-core node

Many-core node

Many-core node

Many-core node

Core 1
Core 2
Core 3
Core 4

Cache
Cache
Cache
Cache

Shared Memory

Bus Interface

Off-Chip Components
Functional units in a single processor

- Program counter (PC)
- Load (LD)
- Store (ST)
- Add (ADD)
- Subtract (SUB)
- Multiplication (MUL)
- Division (DIV)

They operate on registers
Each function is further divided in subtasks
Data must be moved into the register before operations can be performed.
Pipelining

- Segmentation of a functional unit into different parts (e.g., instruction fetch (IF), instruction decode (ID), execution (EX) etc.)
- Facilitate instruction-level parallelism and reduce the average number of cycles per instruction
- Successive tasks streamed into the pipe and get executed in an overloaded fashion

<table>
<thead>
<tr>
<th>Instruction 1</th>
<th>IF</th>
<th>ID</th>
<th>EX</th>
</tr>
</thead>
<tbody>
<tr>
<td>Instruction 2</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
</tr>
<tr>
<td>Instruction 3</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
</tr>
</tbody>
</table>

| Clock cycle | 1 | 2 | 3 | 4 | 5 | 7 | 8 |

Completes one instruction per cycle (after the 3rd cycle)!
Instruction level of parallelism (ILP)

• Two instructions are parallel if they can execute simultaneously in a pipeline of arbitrary depth without causing any stalls
  • e.g. A=B*C+D*E; V=W*X-Y*Z
  • B*C and D*E can be pipelined, so are W*X and Y*Z
Improving ILP

• What prevents instruction level parallelism
  • Data dependency
  • Control dependency (branching)

• Techniques for improving ILP (often implemented in compilers)
  • Instruction reordering (scheduling, out-of-order execution) and loop unrolling
  • Branch prediction
  • Prefetching

• Details (see Hennessy and Patterson, Computer Architecture: A Quantitative Approach, 4th edition, 2007)
Vectorization

• Exploit data parallelism, e.g.,
  • for j = 1:n
    • Z(j) = X(j)+Y(j)
  • end

• Use vector instruction to execute several components of vectors (SIMD)
  • for j = 1:4:n
    • Z(j) = X(j)+Y(j)
    • Z(j+1)=X(j+1)+Y(j+1)
    • ...
  • end

• Intel SSE(P3), SSE2 (P4), …
• Intel Advanced Vector Extensions (AVX) can simultaneously operate on 8 pairs of single precision (4 bytes) operands or 4 pairs of double precision (8 bytes) operands
• Intel compiler’s –vec-report1 and –vec-report2 options
Memory hierarchy and organization

- Register
- Cache (1,2,3)
- DRAM
- NVRAM, DISK

Performance vs. Capacity
Bandwidth and Latency

• Memory bandwidth: volume of data moved per second
  • e.g. NERSC Edison:
    o L1/L2/L3 cache: 100/40/23GB/sec

• Latency: start up cost, typically small, but can accumulate rapidly with large number of memory access requests

• Bandwidth improvement:
  • Memory divided into banks, sequential memory access falling into different banks can be completed in parallel. Need to avoid bank conflict when stride is larger than 1
  • Avoid cache misses
  • Avoid TLB (translational look aside buffer) misses (virtual memory organized into pages)

• Latency improvement: vector instructions, data blocking
Performance models

- Metric
  - FLOPS \( r = \frac{\text{floating point operations}}{\text{time (seconds)}} \)
  - \( r_{\infty}, n^{1/2} \): performance of a very long loop, and the length that achieves half of that performance

- LINPACK BENCHMARK and TOP 500 list
  - http://www.top500.org/

- Amdahl’s Law: performance is limited by the slowest part of the program
  \[ t = f \frac{W}{FF} + (1 - f) \frac{W}{SF} \]
Roofline model

- Arithmetic intensity:
  floating point operations/data movement (in bytes)

- Roofline model

picture from Sam Williams
http://crd.lbl.gov/department-s/computer-science/PAR/research/roofline/
Techniques for improving single processor performance

- Many of these can be done by compilers these days
- Still good to understand these techniques
- May require code restructuring
- Pay one-time overhead to reorganize data for kernels that are used over and over again
- Optimization may produce (slightly) different results
- Useful tips and exercises can be found at

Improve pipeline by loop unrolling

- Inner products don’t pipeline well (why?)
  
  for i=1:n
    s=s+a(i)*b(i)
  end

- Unrolled loop
  
  for i = 1:n/2
    s1 = s1 + a(2*i-1)*b(2*i-1)
    s2 = s2 + a(2*i)*b(2*i)
  end
  
  s = s1+s2
Be aware of cache line size

• Underutilized cache line results in higher bandwidth penalty

• Loops with non unit stride:

  ```
  for i=1:stride
    x[i] = 2.3*x[i]+1.2;
  end
  ```

• Performance differs quite a bit for different stride
Minimize TLB misses

- Recall: TLB maintains a small list of frequently used memory pages and their locations
- accessing data on one of these pages is much faster than data on multiple pages that have to be swapped in and out;

```c
/* traversal #1 */
for j=1:n
    for i=0:m
        a(i,j) = a(i,j) + 1;
    end
end

/* traversal #2 */
for i=1:m
    for j=1:n
        a(i,j) = a(i,j) + 1
    end
end
```
Loop tiling

• Sometimes performance can be improved by breaking a loop into two nested loops
• The goal is to fit the inner loop in the cache

```matlab
for I = 1: n
    a[i] = ...
end

for j = 1:nbloks
    for i=(j-1)*nbloks+1:j*nbloks
        a[i] = ...
    end
end
```
Cache aware and cache oblivious programming

- Cache aware: blocking according to L1, L2, L3 cache sizes
  - Different for different machines
  - Tedious
  - Autotuning by trying different sizes (FFTW, OSKI, ATLAS)
- Cache oblivious: recursive, divide and conquer algorithms
  - Not all algorithms can be organized in such a way
  - Low level tuning is still required
  - e.g. matrix transpose
Share memory parallelism and threads

- Shared memory machines NEC-SX series, Cray T90, SGI Origin
- Multicore (multiple processors on a single die)
- Thread is a light-weight process schedule to perform various tasks

```
CPU 1
   cache

CPU 2
   cache

CPU 3
   cache

main memory
```
Pthreads

- Unix POSIX threads: a set of primitives that can be used to perform concurrent tasks
- Fork-join programming model

```c
#define NTHREADS 50
int main() {
    int i;
    pthread_t threads[NTHREADS];
    printf("forking\n");
    for (i=0; i<NTHREADS; i++)
        if (pthread_create(threads+i,NULL,&adder,NULL)!=0) return i+1;
    printf("joining\n");
    for (i=0; i<NTHREADS; i++)
        if (pthread_join(threads[i],NULL)!=0) return NTHREADS+i+1;
    printf("Sum computed: %d\n",sum);
    return 0; }
```
OpenMP

- Compiler directives
- Easy to use, but limited flexibility

```c
!$OMP PARALLEL DO 
!$OMP& SHARED(A,B,C,CHUNK) 
PRIVATE(I) 
!$OMP& SCHEDULE(STATIC,CHUNK) 
DO I = 1, N 
   C(I) = A(I) + B(I) 
ENDDO 
!$OMP END PARALLEL DO 
```
Cache coherence

- Problem: caching shared and private data accessed by each thread
- Since cache is typically local to a core, we need to make sure all cores have a consistent view of shared data after one core modifies the data
- Various strategies to enforce cache coherence (at the OS level) at some cost
- From a programmer’s point of view, make sure shared data is not modified simultaneously by multiple cores at the same time. Private data needs to be properly initialized
  - False sharing
    
    ```c
    double x, y;
    ```
Distributed memory parallelism

- Purely distributed-memory machine

- Distributed multi-core systems (more common these days); each CPU has multiple cores share local memory
Network topology

- Ring
- Mesh
- Hypercube
- Torus
- Dragonfly

\[ \mathcal{G} = (\mathcal{V}_G, \mathcal{E}_G) : \text{communication graph} \]
\[ \mathcal{V}_G : \text{the set of processes} \]
\[ e = \{u, v\} \in \mathcal{E}_G : \text{message from } u \text{ to } v \]

\[ \Gamma : \mathcal{V}_G \rightarrow \mathcal{V}_H : \text{defines a mapping} \]

\[ \mathcal{H} = (\mathcal{V}_H, \mathcal{E}_H, c_\mathcal{H}) : \text{interconnection network} \]
\[ \mathcal{V}_H : \text{the set of compute nodes} \]
\[ \mathcal{E}_H : \text{the set of physical links between nodes} \]
\[ c_\mathcal{H}(e) : \text{the capacity of link } e \]
**Effective bandwidth and latency**

\[ G = (V_G, E_G) : \text{communication graph} \]

\[ V_G : \text{the set of processes} \]

\[ e = \{u, v\} \in E_G : \text{message from } u \text{ to } v \]

\[ \Gamma : V_G \rightarrow V_H : \text{defines a mapping} \]

\[ H = (V_H, E_H, C_H) : \text{interconnection network} \]

\[ V_H : \text{the set of compute nodes} \]

\[ E_H : \text{the set of physical links between nodes} \]

\[ C_H(e) : \text{the capacity of link } e \]

Dilation:

\[ D(\Gamma) = \frac{\sum_{\{u,v\} \in E_G} |p(\Gamma(u), \Gamma(v))|}{|E_G|} \]

Network Traffic:

\[ T_\Gamma(e) = \sum_{\{u,v\} \in E_G} \left\{ S = \{p : p \in P(\Gamma(u), \Gamma(v)) \land e \in P\} \right\} \]

\[ T(\Gamma) = \frac{\sum_{e \in E_H} T_\Gamma(e)}{|E_H|} \]

Congestion:

\[ \chi(e) = \frac{T_\Gamma(e)}{C_H(e)} \]

\[ \chi(\Gamma) = \max_{e \in E_H} \chi(e) \]

where \( p(u, v) \) is a shortest path \( u \rightarrow v \)

\( P(u, v) \) is the set of all shortest paths \( u \rightarrow v \)

see T. Hoefler, M. Snir, ICS 2011 paper
Programming model

- **SOCKETS**: low-level primitives tightly coupled to network operating system
- **Message Passing Interface (MPI)**: high level communication APIs that serve the needs of general scientific computing
  - Communication group and communicator, `MPI_COMM comm`;
  - Point-point communication: `MPI_SEND`, `MPI_RECV`
  - Synchronous (blocking) and asynchronous communication: `MPI_ISEND`, `MPI_IRECV`, `MPI_WAIT`
  - Collective communication: `MPI_REDUCE`, `MPI_ALLREDUCE`, `MPI_BCAST`, `MPI_ALLGATHERV`, `MPI_SCATTER`
MPI+OpenMP

- Suitable for distributed multi/many-core systems
- MPI across the distributed memory nodes; OpenMP within each node
- Reduce memory requirement
- Overlap communication with computation
Other programming models

- CUDA and OpenACC for GPUs
- High Performance FORTRAN (HPF)
  - Data parallel model
  - New syntax for supporting parallel loops: e.g. FORALL
  - Compiler directives
  - Extrinsic procedure interface for interfacing with MPI
  - Additional library routines
- Partitioned Global Address Space (PGAS): program distributed memory machines as if they have a large shared memory address space
  - UPC++
  - Global Array
  - One side communication such as RMA and asynchronous remote function invocation
  - Developers need to be aware of latency issues
- Co-array FORTRAN, Chapel, Fortress, X10,
Scalability

- **Speedup:** \( S_p = \frac{t_1}{t_p} \), where \( t_1 \) is single processor time, \( t_p \) is time required to execute in parallel on \( p \) processors.
- **Amdahl’s law (strong scaling)** If a fraction \( f \) of the program can achieve \( p \)-fold speedup, the overall speedup is
  \[
  S_p = \frac{p}{f + (1 - f)p}
  \]
  \[\text{\( p = 100, f = 0.9, S_p \approx 9 \), speed up limited by } 1/(1-f)\]
  \[\text{\( S_p = \frac{t_1}{t_1/p+t_c} \), where } t_c \text{ is communication time}\]
- **Gustafson’s model (weak scaling)**
  - Large machines are used to solve large problems
  - \( f \) may be a function of \( p \)
  \[
  S_p = p - (p - 1)(1 - f)
  \]
  \[\text{\( S_p = p(1 - \frac{t_c}{t_1}p) \)}\]
Factors that impact the performance of a parallel program

- Hardware capacity in terms of communication bandwidth and latency
- The level of concurrency (Amdahl’s law and Gustafson model)
- The length of the critical path
- How well the program is load balanced
- The number of synchronization points
Granularity

- Coarse grained parallelism tends to have lower communication overhead or higher flops/communication ratio, but maybe difficult to load balance
- Fine grained parallelism is easy to load balance (dynamically), but may incur higher communication/thread overhead
- Multiple levels of parallelism suitable for distributed multicore machines
Techniques to improve parallel performance

- Identify the problem by using proper performance analysis tools
- Improve load balancing through proper data/task distribution
- Topology-aware parallelization (ordering of the MPI ranks may be important)
- Reduce communication as much as possible (both the message size and the number of messages)
- Reduce communication overhead by overlapping communication with computation (via asynchronous communication)
Performance analysis tools

• A number of tools are available: IPM, CrayPAT, Vtune, PAPI, TAU, PerfSuite, HPCToolkit
• Profile the program to identify the time-consuming part of the computation
• Probe various performance characteristics to identify the source of the problem
  • Flop rate
  • Load balancing
  • Communication volume
  • Message count
  • Cache misses
  • TLB misses
Sampling vs tracing

- **Sampling**
  - Use hardware counter to find out what is being executed and what and how frequent resources are used
  - Code instrumentation
  - Low overhead
  - Useful for identifying performance hotspots and bottlenecks

- **Tracing**
  - Focus on selected functions/subroutines to examine performance in detail
  - User specify which functions to trace
  - Large overhead
Integrated Performance Monitoring (IPM)

- portable profiling infrastructure, runtime library
- high level report
  - hardware counters data,
  - MPI function timings
  - memory usage.
Performance API (PAPI)

- [http://icl.cs.utk.edu/papi/overview/](http://icl.cs.utk.edu/papi/overview/)
- Sample hardware counters
- Require instrumenting the code
- Open source performance analysis tools built on top of PAPI (PerfSuite, TAU, HPCToolkit)
PAPI example

```c
int events[2] = {PAPI_L1_DCM, PAPI_FP_OPS };

ret = PAPI_start_counters(events, 2);
t0 = gettime();
    /* codes to be profiled */
    ...
    t1 = gettime();
ret = PAPI_start_counters(events, 2);

printf("Total hardware flops = %lld\n", (float)values[1]);
printf("MFlop/s = %f\n", (float)(TOT_FLOPS/MEGA)/(t1-t0));
printf("L2 data cache misses is %lld\n", values[0]);
```
Vendor supplied performance tools

• Intel Vtune

• CrayPAT

- Load balance overview:
  - Height ⇔ exclusive time
  - Middle bar ⇔ Average time
  - Lower bar ⇔ Min time
  - Yellow represents imbalance time

- Min, Avg, and Max Values

- Width ⇔ inclusive time
Manual profiling of target functions and events

- Using timing and simple counting (e.g., message size and number) to measure performance characteristics
Final word on performance optimization

- Optimizing a single component of the code can often be done with some effort
- Optimizing the overall performance of an application that consists of several computational components (e.g. FFT and matrix-matrix multiplication) is much harder